The Read-Out Controller (ROC) ROC Testing Environment
• Custom packet processor ASIC implemented in 130 nm CMOS technology.
• Stores, de-randomizes, aggregates, filters digitized data coming from the NSW muon detectors.
• Distributes clock signals and TTC signals to companion front-end chips providing fine skew and latency control.
• Compatible with both Phase-I and Phase-II environments.
The Read-Out Controller (ROC) ROC Testing Environment
• Contains packet generators emulating the ROC input data streams, a TTC stream emulator, output data analyzers and two I2C masters.
• The frequency of the input data packets, the percentage of empty packets and the average size of the non-empty packets can be selected from predefined values.
• The content of the packets is deterministic, different for each generator.
• The output data analyzers check all the ROC output data for encoding, coherency, parity, checksum and content errors.
• All these modules are controlled and monitored using a MicroBlaze soft-core.
• An Internal Logic Analyzer with a basic trigger is used for debugging. SEUs were recorded due to I 2 C core triplication. Fig.11 The default test summary for ROC 00064 @ 1.2 V showing different error and status flags. Fig.12 The ROC Test Firmware architecture
Generator (VMM emulator
• Based on a Xilinx Kintex Ultrascale FPGA evaluation board and a custom test board.
• The first version of this board provides external access to the output clock and decoded TTC signals.
• The second version of the board connects the clock and TTC signals to the FPGA high-speed transceivers and fabric pins for a complete automatic test coverage of the ASIC, without the use of external measurement devices.
